Detailsuche

Borja / Lu / Plawsky

Dielectric Breakdown in Gigascale Electronics

Time Dependent Failure Mechanisms
1st ed. 2016. Buch. viii, 105 S.: 41 s/w-Abbildungen, 33 Farbabbildungen, 31 Farbtabellen, Bibliographien. Softcover
Springer ISBN 978-3-319-43218-2
Format (B x L): 15,5 x 23,5 cm
Gewicht: 191 g
In englischer Sprache
Das Werk ist Teil der Reihe:
This book focuses on the experimental and theoretical aspects of the time-dependent breakdown of advanced dielectric films used in gigascale electronics. Coverage includes the most important failure mechanisms for thin low-k films, new and established experimental techniques, recent advances in the area of dielectric failure, and advanced simulations/models to resolve and predict dielectric breakdown, all of which are of considerable importance for engineers and scientists working on developing and integrating present and future chip architectures. The book is specifically designed to aid scientists in assessing the reliability and robustness of electronic systems employing low-k dielectric materials such as nano-porous films. Similarly, the models presented here will help to improve current methodologies for estimating the failure of gigascale electronics at device operating conditions from accelerated lab test conditions. Numerous graphs, tables, and illustrations are included to facilitate understanding of the topics. Readers will be able to understand dielectric breakdown in thin films along with the main failure modes and characterization techniques. In addition, they will gain expertise on conventional as well as new field acceleration test models for predicting long term dielectric degradation.
Versandkostenfrei
lieferbar (3-5 Tage)
58,84 €
inkl. MwSt.
Webcode: beck-shop.de/blhpst
Comprehensively describes established and novel concepts for time-to-failure modeling of low permittivity, nano-porous dielectric films Introduces key concepts from reliability engineering combined with the latest developments in interconnect design Covers concepts essential to predicting the lifetime of interconnect systems manufactured using sub 14nm process technology